Cell

Cell STI BE

- A multi-core system architecture.
- It addresses:
  - Server applications:
    - Next-generation IBM Blade Servers.
  - High-performance embedded applications:
    - Gaming (Sony PS3).
    - Aerospace and defence.
    - Medical imaging.
Cell BE Solutions

- Memory wall:
  - More slower threads
  - Asynchronous loads
- Frequency wall:
  - More slower threads
  - Specialized function
- Power wall:
  - Reduce transistor power
  - Operating voltage
  - Reduce switching per function

INCREASE CONCURRENCY: Multi-Core

INCREASE SPECIALIZATION: Non-Homogeneous

Highlights (3.2 GHz)

- 241M transistors
- 235mm²
- 9 cores, 10 threads
- >200 GFlops (SP)
- >20 GFlops (DP)
- Up to 25 GB/s memory B/W
- Up to 75 GB/s I/O B/W
- >300 GB/s EIB
- Top frequency >4GHz (observed in lab)
Cell System Features

- Heterogeneous multi-core system architecture
  - Power Processor Element for control tasks
  - Synergistic Processor Elements for data-intensive processing
- Synergistic Processor Element (SPE) consists of
  - Synergistic Processor Unit (SPU)
  - Synergistic Memory Flow Control (MFC)
    - Data movement and synchronization
    - Interface to high-performance Element Interconnect Bus

Cell Broadband Engine™: A Heterogeneous Multi-core

*Cell Broadband Engine is a trademark of Sony Computer Entertainment, Inc.*
PPU Organization

**Power Processor Element (PPE):**
- General Purpose, 64-bit RISC Processor (PowerPC 2.02)
- 2-Way Hardware Multithreaded
- L1: 32KB I; 32KB D
- L2: 512KB
- VMX (Vector Multimedia Extension)
- 3.2 GHz
SPE Organization

- Local Store is a private memory for program and data
- Channel Unit is a message passing I/O interface
- SPU programs DMA Unit with Channel Instructions
- DMA transfers data between Local Store and system memory
SIMD Architecture

- SIMD = “single-instruction multiple-data”
- SIMD exploits data-level parallelism
  - a single instruction can apply the same operation to multiple data elements in parallel
- SIMD units employ “vector registers”
  - each register holds multiple data elements
- SIMD is pervasive in the BE
  - PPE includes VMX (SIMD extensions to PPC architecture)
  - SPE is a native SIMD architecture (VMX-like)

A SIMD Instruction Example

Example is a 4-wide add
- each of the 4 elements in reg VA is added to the corresponding element in reg VB
- the 4 results are placed in the appropriate slots in reg VC
Local Store

- Never misses
  - No tags, backing store, or prefetch engine
  - Predictable real-time behavior
  - Less wasted bandwidth
  - Software managed caching
  - Can move data from one local store to another

DMA & Multibuffering

- DMA commands move data between system memory & Local Storage
- DMA commands are processed in parallel with software execution
  - Double buffering
  - Software Multithreading
  - 16 queued commands
  
  - Overlap data transfer and execution.
  - Classical approach:

    | Read(A) | exec(A) | Write(A) | Read(B) | exec(B) | Write(B) | ... |
    |---------|---------|----------|---------|---------|----------|-----|

  - Double Buffering approach:

    | Read(A) | exec(A) | Write(A) | Read(B) | exec(B) | Write(B) |
    |---------|---------|----------|---------|---------|----------|
    | Read(C) | exec(C) | Write(C) |         |         |          | ... |

  Write, exec, Read in parallel
  (DMA takes care of Read and Write)
Element Interconnect Bus - Data Topology

- **Four 16B data rings** connecting 12 bus elements
- Physically overlaps all processor elements
- Central arbiter supports up to 3 concurrent transfers per data ring
- Each element port simultaneously supports 16B in and 16B out data path
  - Ring topology is transparent to element data interface
Example of eight concurrent transactions

CELL Software Design Considerations

- Two Levels of Parallelism
  - Regular vector data that is SIMD-able
  - Independent tasks that may be executed in parallel

- Computational
  - SIMD engines on 8 SPEs and 1 PPE
  - Parallel sequence to be distributed over 8 SPE / 1 PPE
  - 256KB local store per SPE usage (data + code)

- Communicational
  - DMA and Bus bandwidth
    - DMA granularity – 128 bytes
    - DMA bandwidth among LS and System memory
  - Traffic control
    - Exploit computational complexity and data locality to lower data traffic requirement
Typical CELL Software Development Flow

- Algorithm complexity study
- Data layout/locality and Data flow analysis
- Experimental partitioning and mapping of the algorithm and program structure to the architecture
- Develop PPE Control, PPE Scalar code
- Develop PPE Control, partitioned SPE scalar code
  - Communication, synchronization, latency handling
- Transform SPE scalar code to SPE SIMD code
- Re-balance the computation / data movement
- Other optimization considerations
  - PPE SIMD, system bottle-neck, load balance
- NOTES: Need to push all computational tasks to SPEs

Linux Kernel Support

- PPE runs PowerPC applications and operating systems
- PPE handles thread allocation and resource management among SPEs
- PPE’s Linux kernel controls the SPUs’ execution of programs
  - Schedule SPE execution independent from regular Linux threads
  - Responsible for runtime loading, passing parameters to SPE programs, notification of SPE events and errors, and debugger support

- PPE code – Linux tasks
  - a Linux task can initiate one or more “SPE threads”
- SPE code – “local” SPE executables (“SPE threads”)
  - SPE executables are packaged inside PPE executable files
- An SPE thread:
  - is initiated by a task running on the PPE
  - runs asynchronously from initiating task
  - has a unique identifier known to both the SPE thread and the initiating task
PPE vs SPE

- Both PPE and SPE execute SIMD instructions
  - PPE processes SIMD operations in the VXU within its PPU
  - SPEs process SIMD operations in their SPU
- Both processors execute different instruction sets
- Programs written for the PPE and SPEs must be compiled by different compilers

Communication Between the PPE and SPEs

- PPE communicates with SPEs through MMIO registers supported by the MFC of each SPE
- Three primary communication mechanisms between the PPE and SPEs
  - Mailboxes
    - Queues for exchanging 32-bit messages
    - Two mailboxes are provided for sending messages from the SPE to the PPE
      - SPU Write Outbound Mailbox
      - SPU Write Outbound Interrupt Mailbox
    - One mailbox is provided for sending messages to the SPE
      - SPU Read Inbound Mailbox
  - Signal notification registers
    - Each SPE has two 32-bit signal-notification registers, each has a corresponding memory-mapped I/O (MMIO) register into which the signal-notification data is written by the sending processor
    - Signal-notification channels, or signals, are inbound (to an SPE) registers
    - They can be used by other SPEs, the PPE, or other devices to send information, such as a buffer-completion synchronization flag, to an SPE
  - DMAs
    - To transfer data between main storage and the LS
PPE and SPE MFC Command Differences

- Code running on the SPU issues an MFC command by executing a series of writes and/or reads using channel instructions.
- Code running on the PPE or other devices issues an MFC command by performing a series of stores and/or loads to memory-mapped I/O (MMIO) registers in the MFC.
- Data-transfer direction for MFC DMA commands is always referenced from the perspective of an SPE.
  - get: transfer data into an SPE (from main storage to local store).
  - put: transfer data out of an SPE (from local store to main storage).

Data Transfer Between Main Storage and LS Domain

- An SPE or PPE performs data transfers between the SPE’s LS and main storage primarily using DMA transfers controlled by the MFC DMA controller for that SPE.
- Channels
  - Software on the SPE’s SPU interacts with the MFC through channels, which enqueue DMA commands and provide other facilities, such as mailboxes, signal notification, and access auxiliary resources.
- DMA transfer requests contain both an LSA and an EA.
  - Thus, they can address both an SPE’s LS and main storage.
- Each MFC can maintain and process multiple in-progress DMA command requests and DMA transfers.
- Each DMA command is tagged with a 5-bit Tag Group ID. This identifier is used to check or wait on the completion of all queued commands in one or more tag groups.
Barriers and Fences

- To communicate messages up to 32 bits in length, such as buffer completion flags or program status
  - e.g., When the SPE places computational results in main storage via DMA. After requesting the DMA transfer, the SPE waits for the DMA transfer to complete and then writes to an outbound mailbox to notify the PPE that its computation is complete

- Can be used for any short-data transfer purpose, such as sending of storage addresses, function parameters, command parameters, and state-machine parameters
Mailboxes - Characteristics

Each MFC provides **three mailbox queues** of 32 bit each:
1. PPE ("SPU write outbound") mailbox queue
   - SPE writes, PPE reads
   - 1 deep
   - SPE stalls writing to full mailbox
2. PPE ("SPU write outbound") interrupt mailbox queue
   - like PPE mailbox queue, but an interrupt is posted to the PPE when the mailbox is written
3. SPU ("SPU read inbound") mailbox queue
   - PPE writes, SPE reads
   - 4 deep
   - can be overwritten

Hands-on: Example

- A simple hello world program
Example 1a – code sample

```
#include <stdio.h>
#include <libspe.h>
extern spe_program_handle_t hello_spu;

int main (void)
{
    speid_t speid;
    int status;
    speid = spe_create_thread(0, &hello_spu, NULL, NULL, -1, 0);
    spe_wait(speid, &status, 0);
    return 0;
}
```

```
#include <stdio.h>

int main(unsigned long long speid, unsigned long long argp, unsigned long long envp)
{
    int a=0;
    printf("Hello world (0x%llx),(0x%llx),(0x%llx)\n", speid, argp, envp);
    return a;
}
```

```
spu Makefile
DIRS = spu
PROGRAM_spu = hello
IMPORTS = -lspe spu/hello_spu.a
include $(CELL_TOP)/make.footer
```

```
ppu Makefile
PROGRAM_ppu = hello
IMPORTS = -lspe hello_spu.a
include $(CELL_TOP)/make.footer
```

Hands-on: DMA

- Example 1b - Develop an SPU program to create a buffer for a "hello" message that it will DMA in, modify, and DMA back to the PPU program
Hands-on Exercise – Example 1b

- Adding to Example 1a … the following
  - Develop a PPU program that
    - Creates a buffer containing a character string “Good morning!”
    - Creates an spu thread that contains the above buffer as one of its arguments
  - Develop an SPU program that
    - Creates a local buffer to contain the data to be dma’ed in
    - Initiates a dma transfer to receive the buffer
    - Modifies the buffer into “Guten Morgen!”
    - Transfers the buffer back to the ppu

```c
#include <stdio.h>
#include <libspe.h>
#include <libmisc.h>
#include <string.h>
extern spe_program_handle_t example1b_spu;
int main (void)
{
    speid_t speid;
    int status;
    char * buffer;
    buffer = malloc_align(128, 7);
    strcpy (buffer, "Good morning!");
    // create SPU threads
    speid = spe_create_thread (0, &example1b_spu, (void *)buffer, 128, -1, 0);
    spe_wait(speid, &status, 0);
    printf("New modified buffer is %s\n", buffer);
    return 0;
}
```

```c
#include <stdio.h>
#include <string.h>
#include <libmisc.h>
#include <spu_mfcio.h>
#define wait_on_mask(x)   mfc_write_tag_mask(x);
mfc_read_tag_status_any();
int main(unsigned long long speid, unsigned long long argp, unsigned long long envp)
{
    char * buffer;
    int tag = 1, tag_mask = 1<<tag;
    // we should probably check here to make sure envp/size is a valid DMA size but for the sake
    // of readability I’m going to assume it is....
    printf("ARGP = 0x%llx, ENVP = %d\n", argp, envp);
    buffer = malloc_align(envp, 7);
    // receive buffer
    mfc_get(buffer, (unsigned int)argp, envp, tag, 0, 0);
    wait_on_mask(tag_mask);
    printf("SPE 0 received buffer "%s"\n", buffer);
    // modify buffer
    strcpy(buffer, "Guten Morgen!");
    // DMA out buffer to SPE 1
    mfc_put(buffer, (unsigned int)argp, envp, tag, 0, 0);
    wait_on_mask(tag_mask);
    return 0;
}
```
Parallel Application Development toolkit with Run-Time Support for MPSoC Processors

Martino Ruggiero
martino.ruggiero@unibo.it

Luca Benini
luca.benini@unibo.it

University of Bologna
Italy

Enhancing Programmability Efficiency on Multi Processor System-on-Chip Platforms

- Providing support for multimedia applications on MPSoC platforms remains a significant research challenge.

- Challenges in:
  - The design of applications
  - Programmability efficiency

- New tools for efficient developing and mapping of applications onto hardware platforms
  - Easy to use
  - Flexibility

- The problem of allocating and scheduling task graphs on processors in a distributed real-time system is NP-hard.
New tool flows for efficient developing and mapping of multi-task applications onto hardware platforms.

The problem of allocating and scheduling task graphs on processors in a distributed real-time system is \textit{NP-hard}.

### Related Work

**Main approaches:**

- **Incomplete:**
  - Low computational cost;
  - No guarantees about the quality of the final solution;

- **Complete:**
  - Mainly based on Integer Linear Programming;
  - High computational cost;
  - Suitable for small problems instances;

- **Problem decomposition:**
  - Good way to tackle problem complexity;
  - Divide up the problem into sub-problems & leverage their structures;
  - Mainly heuristic approach.
Our approach

Our Focus:
- Statically Scheduled Task Graph Applications

Our Objective:
- Complete approach to allocation and scheduling;
- High computational efficiency w.r.t. commercial solvers;
- High accuracy of generated solutions;

Our Methodology:
- Problem decomposition;
- Allocation Sub-problem:
  - Integer Programming;
- Scheduling Sub-problem:
  - Constraint Programming;

Application Developing: Design Flow

- Optimization tools need abstraction to model:
  - Application
  - Programming model
  - Hardware platform

- The abstraction gap between high level optimization tools and standard application programming models can introduce unpredictable and undesired behaviours.
The main idea

- A software development **toolkit** to help programmers in software implementation.
- Starting from a **high level task and data flow graph**, software developers can easily and quickly build their **application infrastructure**.
- Programmers can intuitively translate high level representation into C-code using our facilities and library:
  - a generic customizable **application template → OFFLINE SUPPORT**;
  - a set of high-level **APIs → ONLINE SUPPORT** in RT-OS.
- The main goals are:
  - guarantees on **high performance** and **constraint satisfaction**;
  - **predictable** application execution after the optimization step.

Target architecture

- **Heterogeneous** system architecture:
  - One 64-bit Power Processor Element (PPE) → Unary Resource
  - 8 Synergistic Processing Elements (SPEs) → Unary Resource
  - Element Interconnect Bus → Cumulative Resource
  - Limited Local Memory → Cumulative Resource

- **Several MPSoC platforms available on the market** match this template:
  - Data processing engine similar to our homogeneous tile vector with explicit memory management.
Target Application: Task Graph (TG)

- Statically scheduled Task Graph Applications:
  - Explicit parallelism;
  - Message Passing Communication;
  - Single-token Communication.

- A TG is a couple \(<T,A>\), where:
  - \(T\) is the set of nodes modelling generic tasks (e.g. elementary operations, subprograms, ...);
  - \(A\) the set of arcs modelling precedence constraints (e.g. due to data communication);

Task memory requirements

Each task has three kinds of memory requirements:
- Program Data;
- Internal State;
- Communication queues.

Program Data & Internal State can be allocated:
- On the local LS;
- On the remote Shared Memory.

The communication task might run:
- On the same SPE → negligible communication cost
- On a remote SPE → costly read or write procedure
- On Shared Memory → costly message exchange procedure

- Communication queues in LS → more efficient message passing
  - Memory size limit!
Each task has three kinds of memory requirements:
- Program Data;
- Internal State;
- Communication queues.

Program Data & Internal State can be allocated:
- On the local LS;
- On the remote Shared Memory.

The communication task might run:
- On the same SPE → negligible communication cost
- On a remote SPE → costly read or write procedure
- On Shared Memory → costly message exchange procedure

- Communication queues in LS → more efficient message passing
  - Memory size limit!
Logic Based Benders Decomposition

- Decomposes a problem into 2 sub-problems:
  - Allocation → IP
  - Scheduling → CP
- The process continues until the master problem and sub-problem converge providing the same value.
- Methodology has been proven to converge to the optimal solution [J.N. Hooker and G. Ottosson].

Multi-stage Benders Decomposition

- When the SCHED problem is solved (no matter if a solution has been found), one or more cuts (labelled A) are generated to forbid (at least) the current memory device allocation and the process is restarted from the MEM stage;
- if the scheduling problem is feasible, an upper bound on the value of the next solution is also posted.
- When the MEM & SCHED sub-problem ends (either successfully or not), more cuts (labelled B) are generated to forbid the current task-to-SPE assignment.
- When the SPE stage becomes infeasible the process is over converging to the optimal solution for the problem overall.
SPE Allocation

Given a graph with \( n \) tasks, \( m \) arcs and a platform with \( p \) processing Elements

\[
\begin{align*}
\text{min } z \\
\text{s.t. } \quad & z \geq \sum_{i=0}^{n-1} T_{ij} \forall j = 0, \ldots, p - 1 \\
\end{align*}
\]

Needed to express the objective function

The makespan objective function depends only on scheduling decision variables.

We adopt an \textit{heuristic objective function}:

- to spread tasks as much as possible on different SPEs, which often provides good makespan values pretty quickly.
- It forces the objective variable \( z \) to be greater than the number of tasks allocated on any PE.

\( DMIN(i) \) is the minimum possible duration of task \( i \) and \( dline \) is a deadline

Constraints on the total duration of tasks on a single SPE.
To discard trivially infeasible solutions.

Schedulability test

- SPE allocation choices are by themselves very relevant:
  - a bad SPE assignment is sometimes sufficient to make the scheduling problem unfeasible.
  - if the given allocation with \textit{minimal task durations} is already infeasible for the scheduling component, then it is useless to complete it with the memory assignment that cannot lead to any feasible solution overall.
Memory device allocation

$M_i \in \{0, 1\}$ \quad $\forall i = 0, ..., n - 1$

$W_r \in \{0, 1\}$ \quad $\forall r = 0, ..., m - 1$

$R_r \in \{0, 1\}$ \quad $\forall r = 0, ..., m - 1$

$M_i = 1$ if task $i$ allocates its computation data on the local memory of the SPE it is assigned to.

$W_r = 1$ if the communication buffer is on SPE $pe(h)$ (that of the producer).

$R_r = 1$ if $pe(h) = pe(k)$.

$R_r = W_r$ if the buffer is on SPE $pe(k)$ (that of the consumer).

$R_r = 0$; $R_r = 1$.

$Mem(i)$ is the amount of memory required to store internal data of task $i$.

$Comm(r)$ is the size of the communication buffer associated to arc $r$.

The base usage($j$) expression is the amount of memory needed to store all data permanently allocated on the local device of processor $j$.

$base\_usage(j) = \sum_{\alpha \in \{0, 1\}} mem(i)Mi + \sum_{\alpha \in \{0, 1\}} comm(r)W_r$

$\forall j = 0, ..., p - 1$; $\forall i$ s.t. $pe(i) = j$:

$base\_usage(j) + \sum_{\alpha \in \{0, 1\}} (1 - R_r)comm(r) + (1 - M_i)mem(i) + \sum_{\alpha \in \{0, 1\}} (1 - W_r)comm(r) \leq C_j$
Scheduling subproblem

Each communication buffer must be written before it can be read.

\[ \forall l = 0, \ldots, h - 2 \quad \text{end}(rd_{rl}) = \text{start}(rd_{rl+1}) \]

\[ \text{end}(rd_{rh-1}) = \text{start}(\text{exec}_i) \]

\[ \text{end}(\text{exec}_i) = \text{start}(wr_{rh}) \]

\[ \forall l = h, \ldots, k - 2 \quad \text{end}(wr_{rl}) = \text{start}(wr_{rl+1}) \]

• An activity for each:
  • execution phase (exec)
  • buffer reading/writing operation (rd,wr).

• Task are not preemptive;

<table>
<thead>
<tr>
<th>Rd</th>
<th>Rd</th>
<th>Rd</th>
<th>Exec</th>
<th>Wr</th>
<th>Wr</th>
</tr>
</thead>
</table>

Computational Efficiency

Up to the 20 – 21 group, TD is much more efficient than BD.
Starting from group 22 – 23, the high number of timed out instances biases the average execution time.
TD is doing considerably better until group 24 – 25.
• After that, most instances are not solved within the time limit by any of the approaches
TD has a lower execution time, despite it generally performs more iterations than BD:
• TD works by solving many easy sub-problems
• BD performs fewer and slower iterations.

<table>
<thead>
<tr>
<th>ntasks</th>
<th>1D PM It.</th>
<th>MEIt. time</th>
<th>BD It.</th>
<th>time</th>
<th>1D &amp; BD</th>
<th>Timed out</th>
</tr>
</thead>
<tbody>
<tr>
<td>10-11</td>
<td>12</td>
<td>13</td>
<td>3.95</td>
<td>12</td>
<td>71.10</td>
<td>0</td>
</tr>
<tr>
<td>12-13</td>
<td>17</td>
<td>21</td>
<td>11.59</td>
<td>13</td>
<td>151.58</td>
<td>0</td>
</tr>
<tr>
<td>14-15</td>
<td>19</td>
<td>28</td>
<td>14.78</td>
<td>14</td>
<td>145.19</td>
<td>0</td>
</tr>
<tr>
<td>16-17</td>
<td>29</td>
<td>38</td>
<td>42.61</td>
<td>18</td>
<td>388.85</td>
<td>0</td>
</tr>
<tr>
<td>18-19</td>
<td>46</td>
<td>70</td>
<td>245.17</td>
<td>28</td>
<td>863.00</td>
<td>1</td>
</tr>
<tr>
<td>20-21</td>
<td>70</td>
<td>90</td>
<td>655.35</td>
<td>33</td>
<td>1291.90</td>
<td>4</td>
</tr>
<tr>
<td>22-23</td>
<td>33</td>
<td>69</td>
<td>1304.92</td>
<td>19</td>
<td>1686.00</td>
<td>12</td>
</tr>
<tr>
<td>24-25</td>
<td>29</td>
<td>42</td>
<td>1486.15</td>
<td>8</td>
<td>1623.00</td>
<td>11</td>
</tr>
<tr>
<td>26-27</td>
<td>18</td>
<td>41</td>
<td>1223.50</td>
<td>4</td>
<td>1701.67</td>
<td>12</td>
</tr>
<tr>
<td>28-29</td>
<td>13</td>
<td>19</td>
<td>1600.00</td>
<td>3</td>
<td>1721.00</td>
<td>19</td>
</tr>
</tbody>
</table>

* Table 1. Performance tests

[26]
Computational Efficiency:
distribution of the allocation/scheduling time ratio for the solvers

For the BD solver where substantially all the process time is spent in solving allocation subproblems.
The solution time for instances not solved within the limit appears to be strongly unbalanced with most of the time absorbed by the scheduling component.

Optimization Models

- **Application model:**
  - Pipeline
  - Generic Task Graph
  - Conditional Task graph

- **Objective Function:**
  - Throughput
  - Makespan
  - Power

- **Constraints:**
  - Memory occupation
  - Frequency Switching
  - Bus Traffic
Framework

- Number of nodes: 12
- Graph of activities
- Number of CPU: 2
- Allocation
- Scheduling

Available scheduling engines:
- **optimum** static scheduler based on integrated IP and CP solvers (Benders decomposition)
- fast & **suboptimal** list-based scheduler for dynamic scheduling

```
uint queue_consumer[..][..] = {
  {0,1,1,0,..},
  {0,0,0,1,1..},
  {0,0,0,0,0,1,1..},
  {0,0,0,0,..}..};

#define N_CPU 2
uint task_on_core[TASK_NUMBER] = {1,1,2,1};
int schedule_on_core[N_CPU][TASK_NUMBER] = {{1,2,4,8}..};
```

```
//Initialization
Init_task_structures(); //Task State and Private Data Init.
Init_queues(); //Buffers and Semaphores Init.
...

//Task Core
//Reading phase
Read_input();
...

//Task Execution
Exec(); //The only section which is up to
//the application programmer
...

//Writing phase
Write_output();
```
The Task Graph and the allocation are described by data structures:
- At application boot time, the allocation support reads these data structures and allocates resources to tasks and communication buffers.

- On-line Support
- No-OS on SPEs:
  - Local scheduling support
  - Local Memory Limitation:
    - Code overlays

- Automatic Application Configuration:
  - Mailbox system
  - Task Generation and Configuration
  - Buffer allocations
**Methodology**

- TG
- Platform
- Characterization Phase
- Application Profiles
- Application Development Support
- Optimization Phase
- Allocation Scheduling
- Optimal SW Application Implementation
- Platform Execution

**Validation of optimizer solutions**

- Throughput comparison between the **predicted** by the optimizer and the **real one**;
- MAX error lower than 10%;
- AVG error equal to 4.8%, with standard deviation of 2.41;
Cellflow: Experimental results

The Mat-mult benchmark scales almost perfectly:
  • efficiency of the runtime environment
  • almost negligible overhead.
• Good speed-ups also for the FFT;
• The software radio benchmark shows good speedup until only three SPEs:
  • A critical path limits the performance boost
  • Functional pipeline case.

Ongoing work

- Dynamic resource management
- Performance tuning of the middleware
- Interaction with high level tools:
  - OpenMP support
  - Full dataflow (i.e. streaming) support
  - Model-based environments
- Matlab
- Integration with advanced architectures
  - NoC support for dataflow;
  - Transactional Memories;
  - Etc.
Progettino: Cellsim

Progettino: plug-in eclipse
Progettino: Parallelizzare 3D graphic kernels

Thank you!

Contacts:
martino.ruggiero@unibo.it
luca.benini@unibo.it